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PLL-Based Digitally-Intensive Wireless Transmitter
Architectures Employing RF Pulse-Width Modulation
Hyejeong Song, Ph.D.
The University of Texas at Austin, 2017
Supervisor: Ranjit Gharpurey
3G and 4G wireless networks have been recently proposed for Machine
to Machine (M2M) communications in order to achieve ubiquitous coverage,
robust security and high reliability. The most critical design consideration in
transceivers for several portable Internet of Things (IoT) wireless communica-
tion applications is often power e ciency. This poses a key design challenge
in wireless transmitters for communication standards that utilize high peak-to
average power ratio (PAPR) signals.
In this work, two PLL-based digitally-intensive wireless transmitter
architectures employing RF-Pulse Width Modulation (RF-PWM) are pre-
sented, in order to address the e ciency challenge. The first architecture em-
ploys envelope and phase information, while the second utilizes quadrature
I-Q signal components directly. A key contribution of this work is the use of
analog-domain Pulse-Width Modulation (PWM) that can directly generate
the output signals at the desired RF band without the need for frequency
vi
up-conversion and without degradation caused by quantization. By employing
Class-D output stages, the proposed architectures can provide enhanced e -
ciency and allow for the use of broadband loads. These approaches make the
designs suitable for multi-band and multi-mode operation. Furthermore, the
digitally-intensive architectures can benefit from technology scaling.
A prototype RF-PWM transmitter with a Class-D power amplifier (PA)
which utilizes a polar approach is implemented in a 65-nm CMOS technology.
For an LTE signal with a 1.4 MHz bandwidth and a 6.4 dB peak-to-average-
power ratio (PAPR), the RF-PWM transmitter achieves a power-added e -
ciency (PAE) of 17.5% and an adjacent channel leakage ratio (ACLR) of -30.9
dBc and -31.1 dBc at an average output power of 16.1 dBm. The proposed
transmitter achieves a peak output power of 22.4 dBm with 46.6% PAE and
38.8% e ciency for the full RF-PWM transmitter, including PAs.
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Chapter 1
Introduction
Over the past three decades the number of mobile devices that em-
ploy wireless communications, such as smart phones, tablets and portable
computers has grown to several billions. With the proliferation of IoT-based
applications, (Fig. 1.1), relating to smart-grid, security, health monitoring
and transportation, the demand for wireless communications is expected to
increase even more rapidly over the next decade.
Many of these systems require data rates in the order of Mbps or more.
Since these systems operate in bandwidth-constrained environments, support-
ing these data rates often implies the use of signals with high peak-to-average
ratios (PAPRs). Linear power amplifiers (PAs) are widely used for such RF
transmitter implementations. These PAs provide good linearity, although of-
ten at the expense of e ciency. Also, the e ciency of linear PAs degrades
rapidly as the output power is reduced (back-o  mode). As such, these are
not well-suited for applications that employ modulation schemes with a large
PAPR.
Switch-mode PA topologies o er a promising alternative for such sys-
tems which employ modulation schemes with large PAPR due to their in-
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Figure 1.1: Potential applications of the Internet of Things
2
herently high e ciency. Switch-based PA implementations also allow for uti-
lization of deep submicron CMOS technologies. This enables single-chip SoC
implementations that integrate RF PAs along with digital baseband and ap-
plication processors, which can reduce cost and size. The high-performance,
deep-submicron CMOS technologies can help to lower cost and make possible
a greater level of integration, which is critical for enabling the proliferation
and mass deployment of these communication devices.
Several modulation techniques can be used to drive switch-mode PAs.
Pulse-width modulation (PWM) encodes signal amplitude information in the
duty-cycle of a periodic pulse waveform. It typically employs two-level sig-
naling and can hence be easily utilized with switch-mode PAs. A di erent
form of PWM, namely radio frequency pulse-width modulation (RF-PWM),
encodes envelope information in the pulse duty cycle, and phase information
in the pulse position [3, 4, 2, 1, 5]. Another form of modulation that has been
demonstrated along with switching stages for wireless applications is sigma-
delta modulation [6]. Continuous-time RF-PWM, and PWM o er a key ad-
vantage compared to sigma-delta modulation, in that these schemes inherently
lack quantization noise. Spurious information is localized near harmonics of
the carrier, where it can be attenuated by employing low-complexity filters.
There are several architectural options for converting signals in PWM.
In [7] a baseband sigma-delta modulator is employed for providing digital I-Q
PWM and combined with a digital upconverter. In [8], baseband PWM is
generated using a VCO-based opamp and is upconverted using an LO in an
3
Figure 1.2: The proposed RF-PWM transmitter
RF DAC for a wireless transmitter application. In [9], RF-PWM is generated
by two out-phased signals.
The work presented in this thesis proposes two architectures for high-
e ciency wireless transmitters that seek to enhance power e ciency and re-
configurability (Fig. 1.2). The first approach is a polar RF-PWM transmitter
which is controlled by the envelope and phase information of the input signal,
while the second approach is a Cartesian RF-PWM transmitter which uses
quadrature I/Q input signal components. Key to both architectures is the
use of PWM signaling, which is generated in the analog-domain, and hence
can avoid quantization noise. Furthermore, these techniques can directly gen-
erate the output signals at the desired RF band without any need for fre-
quency up-conversion. The pulse-width modulator can drive a Class-D output
stage which allows for the use of a broadband load. This makes the design a
candidate for reconfigurable radio transmitters that can operate over a wide
frequency-range.
In addition, a general model of the proposed PLL-based RF-PWM is
derived, which allows for noise analysis of the proposed architectures. The
analysis is useful for predicting both in-band noise, which is a critical consid-
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eration for ensuring that the spectral mask is satisfied, and out-of-band noise,
which needs to be su ciently low such that it does not degrade the sensitivity
of a receiver stage in another transceiver.
A prototype of the PLL-based RF-PWM transmitter with a Class-D
PA is implemented in a 65-nm CMOS technology. The RF-PWM transmitter,
including Class-D PAs, achieves a peak output power of 22.4 dBm with 46.6%
power-added e ciency (PAE) and 38.8% peak total e ciency, at 2.66-GHz.
This dissertation is organized as follows. Chapter 2 describes the fun-
damentals of radio transmitters including Cartesian architectures, PAs, and
linearization techniques for RF transmitters employing switch-mode PAs. In
Chapter 3, the PLL-based PWM architecture is introduced and analyzed in the
frequency domain by using a linear model. In Chapter 4, a digitally-intensive
RF transmitter employing RF-PWM which is implemented in a 65-nm CMOS
technology is proposed. The architecture and key design blocks are discussed.
Further, a noise analysis of the RF-PWM system is provided employing a lin-
ear model. The measurement set-up and the results are described. In Chapter
5, a Cartesian 3-level RF-PWM CMOS transmitter is proposed and analyzed
by using a linear model. Conclusions and suggestions for future work are
provided in Chapter 6.
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Chapter 2
Transmitter Architectures
A conventional direct conversion Cartesian transmitter, which consists
of a digital signal processor (DSP), digital to analog converters (DACs), low
pass filters (LPFs), up-converters, PA driver, and PA, is shown in Fig. 2.1.
It utilizes quadrature I and Q signal components to represent the complex
baseband symbols. A large fraction of the power dissipation in transmitters is
often observed in the output stage, which includes the PA driver and the PA,
and as such the e ciency of these output stage designs is critical in determin-
ing the overall transmitter e ciency. In this chapter, existing techniques for
implementation of high-e ciency transmitters are described.
2.1 Switch-Mode Power Amplifiers
There are two general types of power amplifiers. Linear PAs such as
Class-A/-B/-AB/-C designs utilize transistors as voltage-controlled current
sources. Their output preserves both the envelope and phase information.
The other type consists of switch-mode PAs, such as a Class-D/-E/-F PAs,
which utilize transistors as switches and whose output contains only phase
information.
6
Figure 2.1: A conventional direct conversion Cartesian transmitter
Switch-mode PAs in theory have 100% e ciency, if the loss in the
switching transistor is zero [10]. In a practical implementation, multiple factors
contribute to reduction of e ciency, such as the ON resistance (RON) of the
transistor, and finite switching time due to parasitic capacitance, which causes
the device current and voltage across the device to be simultaneously non-zero.
Even in the presence of these non-idealities, switch-mode PAs provide better
peak and back-o  e ciency than linear PAs (Fig. 2.2).
A Class-D PA (Fig. 2.3a) is an ideal inverter which consists of PMOS
and NMOS device pairs [11]. The load is connected to the inverter through
a filter and a matching network, which allows for power flow only at the
fundamental frequency. Ideally when a device turns on, the voltage across
it is zero, which implies that the power dissipation in the device is zero as
well, thereby enabling 100% e ciency. In theory, the zero-voltage switching
7
Figure 2.2: Normalized output power vs. the drain e ciency
condition of Class-D PA can be maintained with non-periodic or quasi-periodic
driving signals, such as pulse-density or pulse-width modulated signals.
A Class-E PA (Fig. 2.3b) is a switch-mode amplifier with a matching
network that is tuned at the fundamental frequency. The matching network
is designed to provide zero-voltage switching, and hence the Class-E stages
can ideally provide 100% e ciency. Compared to a Class-D PA, only one
transistor is used and the impact of parasitic capacitance is smaller. There is no
overlap between current and voltage because the drain voltage does not begin
to increase until the switching of the device is completed. The conduction
angle, supply voltage, and peak current determine the characteristics of a
Class-E PA [12]. With the tuned matching network at the output, the peak
voltage can be more than three times the supply voltage. This can limit the
usable supply voltage, if the transistors cannot support the high peak voltage
8
levels, which in turn can reduce the output power.
Since switch-mode PAs have only phase information in their outputs,
linearization or amplitude restoration techniques are needed for a general signal
that has both amplitude and phase variation.
2.2 Linearization Techniques for RF Transmitters Em-
ploying Switch-Mode PAs
2.2.1 Polar Modulation
A switch-mode PA can support polar modulation, if the power supply
of the PA is modulated in response to the envelope information of the signal
(Fig. 2.4) [13, 14]. The approach provides enhanced power e ciency at small
output power levels because DC power consumption can be optimized through
power supply modulation. Key challenges in this approach include the require-
ment for a high-bandwidth power-supply modulator, which is made even more
challenging due to bandwidth expansion inherent to a polar representation,
and synchronization between the AM and PM paths e.g., [15].
Kahn Envelope Elimination and Restoration (EER), introduced in [16],
is an early example of a polar transmitter implementation which modulates
envelope and phase information separately and then combines the two paths
at the output stage. A related implementation, which is well-suited for deep-
submicron CMOS technology, employs wideband all-digital phase lock loops
(ADPLL) for phase modulation, and a digitally-controlled power amplifier
(DPA) for amplitude modulation [17, 18]. This approach has been utilized for
9
(a) Class-D PA
(b) Class-E PA
Figure 2.3: The switch-mode PA designs
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Figure 2.4: Polar modulation
Figure 2.5: Unit-cell based digital power amplifier
IoT applications like Bluetooth Low Energy (BLE) radio [19, 20].
2.2.2 Digital Power Amplifiers
In this approach, amplitude information is derived by using unit dig-
ital switch-based amplifiers [21, 22, 23], and varying the number of units in
response to the amplitude signal, similar to a current-steering DAC [24]. The
approach requires additional linearization techniques like digital pre-distortion
(DPD) because of amplitude-dependent impedance modulation at the output.
The output resistance of the DPA is signal dependent, which causes the output
11
resistance to be modulated when the transistor operating point is modified by
a large output voltage swing [25]. This can lead to distortion. In [23, 26], a
switched-capacitor PA was introduced as a solution for the impedance varia-
tion at the output.
2.2.3 Outphasing Modulation
An amplitude and phase modulated signal can be decomposed into two
constant amplitude signals with interdependent, time-varying phase informa-
tion. Outphasing modulation employs this principle. As shown in Fig. 2.6,
the desired input signal (ABB(t)\„BB(t)) is expressed by the sum of two vec-
tors (S„1 and S„2) with constant envelope and phase modulation („BB(t)±„0)
[9, 27, 28, 29, 30, 31]. The two signals S„1and S„2 are then used to drive two
switch-mode PAs through separate paths. The original signal is recovered by
combining the outputs of the two PAs. This scheme requires a passive, low-loss
power combining network at the output, which can pose a design challenge.
2.2.4 Pulse Modulation
Pulse modulation encodes amplitude information using a discrete-level
pulse waveform. In [6], the baseband signal is converted into a 1-bit signal
by using bandpass delta-sigma modulation (BPDSM). This approach requires
filtering of out-of-band quantization noise that arises from noise-shaping. Also,
there is inherent quantization noise due to digitized amplitude modulation.
Another technique introduced in [32] uses digital I-Q PWM signals generated
12
(a) Two outphased signals derived
from the original input signal
(=ABB(t)\„BB(t))
(b) Diagram of outphasing transmitter
Figure 2.6: Outphasing transmitter
13
by a baseband delta-sigma modulator (DSM), which are then combined using
a digital upconverter. In [33, 34], the noise-shaped signal generated by a DSM
is encoded as a binary code at the RF carrier frequency, by using pulse density
modulation (PDM), which drives the switch-mode PA. In [8], multiphase PWM
is upconverted with an LO carrier signal, which drives an RF DAC.
Radio frequency pulse width modulation (RF-PWM) encodes ampli-
tude information in the duty cycle of a pulse waveform, and phase information
in the pulse position [1, 2, 3, 4, 5, 35]. As shown in Fig. 2.7a, RF-PWM
generates a pulse signal which controls the pulse width nearly symmetrically
around the center of the pulse. The distance between the centers of the pulses
is nearly fixed, and is close to the period (Tc) of the carrier frequency, when
the carrier frequency is much greater than the signal bandwidth. The rela-
tionship between the amplitude of the harmonics of an RF-PWM waveform,
and the duty cycle of the signal is shown in Fig. 2.7b. Unlike the delta-sigma
approach, RF-PWM does not have high out-of-band quantization noise.
In this thesis, a continuous-time RF-PWM based wireless transmit-
ter architecture is proposed. The design goals include high power e ciency,
reconfigurability, and compatibility with digital CMOS processes.
14
(a) RF-PWM generation
(b) Harmonic amplitude of periodic pulse train
Figure 2.7: RF-PWM
15
Chapter 3
PLL-Based PWM Generation
3.1 Overview of Pulse Width Modulation
3.1.1 Natural Sampling Single Sided PWM (NSPWM)
Pulse Width Modulation (PWM) is a scheme to represent a signal by
a pulse train whose local duty cycle is proportional to the signal amplitude.
Analog PWM is often employed in audio applications. A typical architecture
employed in this application is shown in Fig. 3.1, wherein the input signal is
compared to a ramp signal in a high-speed comparator.
A PWM signal generated in response to a sinusoidal input with a funda-
mental frequency of fIN can be represented by a double Fourier series (DFS),
that can be shown to be [36]
FNSPWM(t) = K ·XIN(t)
+2
Œq
m=1
1≠ J0(mﬁM) · cos(mﬁ)
mﬁ
· sin(m · 2ﬁfct)
≠2 Œq
m=1
Œq
n=±1
Jn(mﬁM)
mﬁ
· sin(m · 2ﬁfc + n2ﬁfIN ≠mﬁ ≠ nﬁ2 )
(3.1)
where K (œ [0 : 1]) is the modulation index and Jn is Bessel function of nth
16
Figure 3.1: Natural sampling left-edge referred PWM
order, n is the index of the harmonics of the input signal frequency (fIN),
and m is the index of the harmonics of the carrier frequency (fc). In Eq.
3.1, the average of the PWM signal is linearly proportional to the input in-
formation and there are infinite intermodulation (IM) terms at multiples of
ÊIN near harmonics of the carrier frequency. The amplitude of the IM terms
decreases rapidly due to the scaling factor provided by the Bessel function.
For su ciently large oversampling ratio (OSR), where OSR is given by the
ratio Êc/ÊIN , it is possible to minimize degradation of the baseband signal
component due to the IM terms.
From Fig. 3.1 and Eq. 3.1, the average of the output PWM signal
(FNSPWM(t)) is given by
17
(a) N=5 (b) N=10
(c) N=50 (d) N=100
Figure 3.2: Sawtooth waveform with di erent number of harmonics
FNSPWM(t) =
1
Tc
s Tc
0 FNSPWM(·) d· = K ·XIN(t)
= 1
Tc
sD(t)·Tc
0 VDD d· = D(t) · VDD
(3.2)
where D is the duty cycle of the pulse and Tc is the period of the carrier
frequency (fc) of the PWM signal. From Eq. 3.2, the duty cycle (D) is given
by
D(t) = K ·XIN(t)
VDD
. (3.3)
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3.1.2 Design Challenges for High-Speed PWM Generation
In order to reduce the impact of the IM products on the baseband
signal, it is critical to use a high OSR, or alternatively a su ciently high
switching frequency. For signals with bandwidth in the range of several MHz,
this can imply the use of periodic ramp waveforms with carrier frequency of the
order of GHz. Similar carrier frequencies are also required for RF applications,
as described later.
There are several challenges to the use of a comparator-based pulse-
width modulator that employs ramp signals at such high frequencies. First,
as shown in fig. 3.1, the ideal sawtooth signal that is required for PWM, is
given by
Xsawtooth(t) =
A
2 ≠
A
ﬁ
Œÿ
k=1
(≠1)k sin(2ﬁk · fSAW · t)
k
(3.4)
where A is the amplitude of the sawtooth signal and fSAW is the frequency
of the sawtooth signal. The sawtooth signal consists of a sum of infinite
harmonics. If the bandwidth of the clock path is limited, this has a significant
impact on the shape of the ramp. This is shown in Fig. 3.2, where we assume
that the clock path is strictly band-limited to a fixed number of harmonics.
As can be observed, the shape of the ramp degrades rapidly, as the number
of harmonics is reduced. Since the PWM signal is generated by comparison
between the input signal and the sawtooth signal, an imprecise shape of the
ramp can degrade the linearity of the system. If the ramp frequency approaches
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Figure 3.3: PLL-based PWM architecture and associated signals
several hundreds of MHz, it can be observed from Fig. 3.2 that in order to get
a precise ramp shape, the clock path needs to have a bandwidth that can be
as high as several 10s of GHz.
A second challenge arises from the requirement for a precise comparator
that can switch at the ramp rate of the order of GHz, which is very challenging
even in advanced silicon technologies.
3.2 PLL-Based PWM Generation
A PLL-based pulse-width modulator is described in [37, 38] and is able
to provide PWM signal at RF frequency in the analog domain. As shown in
Fig. 3.3, the PLL architecture consists of Voltage Controlled Oscillator (VCO),
Phase Detector (PD), and Low Pass Filter (LPF). Unlike a PLL employed in
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a wideband frequency synthesizer, which compares the phase of the reference
clock signal and the output of VCO, the proposed architecture compares the
baseband input information and the output of the PD. The design also employs
a negative feedback loop where the error signal is applied to the input of
the VCO. The error signal is generated from the average of the di erence
between the output of the PD and the input signal, and controls the phase
of the VCO’s output. The phase di erence between the VCO output and
the reference clock encodes the pulse width of the signal at the output of
the PD (YOUT,PWM). When the feedback loop is closed, the error signal is
ideally forced to zero, which implies that the average of the output of the
PD follows the input information. The output of the PD is a PWM signal
with a carrier frequency (fc) which depends on the frequency of the reference
clock (fCLK,Ref ). In order to generate a PWM signal, a sinusoidal reference is
employed instead of a sawtooth signal which avoids the previously described
bandwidth requirement of the clock path. Furthermore, the architecture can
support multiband operation or be employed in a Software Defined Radio
(SDR) since the carrier frequency of the PWM signal can be easily changed
by controlling the frequency of the reference clock.
3.3 Analysis of the Proposed PWM Architecture
3.3.1 Linear Model of the EX-OR Phase Detector
The EX-OR phase detector generates a signal representing the di er-
ence in phase between the VCO output signal and the reference signal (Fig.
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3.4), where avg.[VE(t)] specifies the average of the phase detector output and
 „ denotes the di erence between the phase of the VCO output, „V CO, and
the phase of the reference signal, „Ref . As shown in Fig. 3.3, the output
of the phase detector is applied to the loop filter and the output of the loop
filter is applied to the input of the VCO. The pulse width is the same for
both cases (Fig. 3.4b and Fig. 3.4c), however, the gains (avg.[VE(t)] „ ) of the
phase detector in the two cases are VDDﬁ and ≠VDDﬁ respectively assuming that
the PD output switches between 0 and VDD (Fig. 3.4d). The input of the
phase detector should be in the interval where the gain is ≠VDDﬁ in order to
ensure negative feedback in the PWM loop. Phase detection is a memory-
less operation and hence can be modeled by a constant gain as noted in [39].
The constant-gain model eases analysis of PLL and PLL-based pulse-width
modulators, where the loop-dynamics and overall performance are primarily
governed by the baseband frequency response.
3.3.2 Linear Model of PLL-Based Pulse-Width Modulator
The linear model of the PLL-based pulse-width modulator is shown in
Fig. 3.5. The loop shown in Fig. 3.5 is a type-II Phase-Lock Loop (PLL), since
it has two integrators in its open-loop transfer function. These are provided
by the loop-filter and the VCO. The VCO (HV CO) is modeled as an ideal
integrator with the constant gain (KV CO). The phase detector provides a
constant gain (HPD) of ≠VDDﬁ , assuming that the PD output has 2-levels (0
and VDD). The frequency response of the operational amplifier is given by
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(a) EX-OR phase detector symbol
(b) Leading case (0 <  „ < ﬁ) (c) Lagging case (≠ﬁ <  „ < 0)
(d) Operating range of EX-OR phase detector
Figure 3.4: EX-OR phase detector and associated signals
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Figure 3.5: Linear model of PLL-based PWM
Figure 3.6: PLL noise
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AOP (jÊ). Using the above notation, the open-loop gain, AOL(jÊ), and the
resulting transfer function, „E(jÊ)/XIn(jÊ), can be shown to be given by:
AOL(jÊ) =
≠AOP (jÊ) · ZLF (jÊ) ·HV CO(jÊ) ·HPD
(AOP (jÊ) + 1) · ZF (jÊ) + ZLF (jÊ) ·
Ó
ZF (jÊ)
ZIN (jÊ) + 1
Ô (3.5)
„E(jÊ)
XIN(jÊ)
= AOL(jÊ)1≠ AOL(jÊ) ·
ZF (jÊ)/RIN
HPD
(3.6)
where ZIN(jÊ) is the input impedance and ZF (jÊ) is the feedback impedance.
ZLF (jÊ) is the transfer function of the input low-pass filter and is given by
ZLF (jÊ) = 1/(jÊC1) Î (RZ + 1/(jÊC2)) [38].
The magnitude response of „E(jÊ)
XIN(jÊ)
is shown in Fig. 3.7. The magni-
tude of „E(jÊ)
XIN(jÊ)
, from Eq. 3.6, has a constant gain within the signal band-
width of the input (XIN). Using this result in Eq. 3.3, the coe cient K that
relates the duty-cycle (D) to the input (XIN) can be shown to be
K = D · VDD
XIN
= TRef2ﬁ ·
2
TRef
· „E
XIN
. (3.7)
3.3.3 Noise Analysis of the PLL-Based Pulse-Width Modulator
By using the linear noise model shown in Fig. 3.8, the noise transfer
function (NTF) from various noise sources to the phase error („E) can be
shown to be
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Figure 3.7: Magnitude response of „E(jÊ)/XIN(jÊ)
NTFV CO(jÊ) = {1 +G(jÊ)}
NTFZIN (jÊ) = G(jÊ) ·
ZF (jÊ)/ZIN(jÊ)
HPD
NTFOPAMP (jÊ) = ≠G(jÊ) · 1 + ZLF (jÊ) · {ZF (jÊ)/ZIN(jÊ) + 1}
ZLF (jÊ) ·HPD
NTFZF (jÊ) = G(jÊ) ·
ZF (jÊ)
RRF ·HPD
NTFZLF (jÊ) = G(jÊ) ·
ZF (jÊ) · {jÊC2 +RZ}
jÊC2 ·RZ ·HPD
(3.8)
where G(jÊ) = AOL(jÊ)/ {1≠ AOL(jÊ)}. Fig. 3.6 graphically summarizes
the frequency response of the NTF and the noise sources that provide a total
phase error noise (N„E). Both VCO noise and reference noise are high-pass
filtered by the loop, which results in suppression of both noise sources over a
wide frequency range that is related to the system bandwidth. These noise
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(a) Linear model with noise sources
(b) The noise transfer function (NTF) from various noise sources
to „E
Figure 3.8: Various noise sources and NTFs
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sources, however, still have a significant impact on the out-of-band noise, which
can be critical in a wireless system. On the other hand, the noise sources of
the analog filter are low-pass filtered and the noise of R-C-C low-pass filter is
band-pass filtered by the loop, which a ects the in-band noise of phase error
noise (N„E).
3.4 Conclusion
The PLL-based PWM architecture described above can be implemented
without a high speed ramp signal and a comparator. It is suitable for genera-
tion of PWM signals at high carrier frequencies, because it utilizes a sinusoidal
signal as a reference clock instead of a sawtooth signal. It is also capable of
supporting multi-band and multi-mode operation. Finally, since it generates
the PWM signal in the analog domain, there is no quantization noise.
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Chapter 4
PLL-Based Polar RF-PWM Transmitter1
4.1 Introduction
The demand for Machine-to-Machine communications (M2M) is ex-
pected to increase rapidly over the next decade, with proliferation of IoT
applications [40]. Simplicity of implementation, design flexibility and energy
e ciency are expected to be key design drivers for M2M SoC solutions.
In recent years, standards have been proposed for machine-type com-
munications in LTE [41]. Switching PA topologies o er a promising alternative
for such 3G and LTE systems, due to their inherently high e ciency. Switch-
based PA implementations also allow for utilization of deep submicron CMOS
technologies. This is an enabler for single-chip SoC implementations that in-
tegrate RF PAs along with digital baseband and application processors, which
can reduce cost and size.
A fully integrated transmitter architecture from baseband-to-RF that
employs (RF-PWM) with a Class-D output stage (Fig. 4.1a) is described be-
1Part of the material in this chapter is based on [1] which has been published in IEEE
Radio Frequency Integrated Circuits Symposium, 2015. The author Hyejeong Song was
responsible for the design, implementation and measurement of the transmitter IC described
in the paper.
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low. A PLL-based PWM generator [38] is used, since it allows for PWM gen-
eration without requiring high-speed linear ramp signals, or high-speed com-
parators. The RF-PWM transmitter proposed here employs two PLL-based
pulse-width modulators, and uses a polar format which encodes amplitude in-
formation in the pulse duty cycle, and phase information in the pulse position.
The use of polar signals requires higher bandwidth in the PLLs, compared to
Cartesian inputs. However, since this application targets a relatively narrow
bandwidth application (~1.4-MHz), a polar format is used, owing to its lower
design complexity. PLL-based RF-PWM, as shown here, enables RF output
generation without an upconverter or the requirement for complex digital sig-
nal processing for reducing out-of-band noise. Moreover, multiband operation
can be achieved by changing the reference clock frequency of the pulse-width
modulators. In conventional polar transmitter architectures a critical design
challenge arises from the requirement to align the envelope and phase signals.
The polar-based approach proposed here does not face this issue, since it uses
input signals that include both the envelope and phase information simultane-
ously in the analog domain. By employing analog-domain comparison, it does
not su er from degradation caused by phase quantization.
4.2 PLL-Based RF-PWM Transmitter
4.2.1 RF Pulse-Width-Modulation
RF-PWM encodes the envelope information ABB(t) and the phase in-
formation „BB(t) from the input signal into the pulse width and position
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(a) The proposed RF-PWM transmitter
(b) Associated signals
Figure 4.1: The proposed RF-PWM transmitter and associated signals.
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(a) RF-PWM
(b) Generation of RF-PWM using two edge-referred PWM pulses
Figure 4.2: RF-PWM generation
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respectively (Fig. 4.2a) [3, 5]. The RF-PWM signal can be shown to be given
by:
Vout(t) = 2 ·DRF (t) +
Œÿ
n=1
;2VDD
nﬁ
· sin (nﬁDRF (t)) · cos
32nﬁ
TRF
t+ n„BB(t)
4<
(4.1)
The duty cycle DRF (t) in the above equation is proportional to the time-
varying amplitude. TRF is the carrier period, and the RF carrier frequency
is given by fRF = 1/TRF . By pre-distorting the signal amplitude using a
sin≠1 function, and using the resulting signal APD(t) in Eq. 4.1, the RF
output signal, Vout(t), can be generated at the carrier frequency (fRF = 1/TRF )
without an up-converter. The duty cycle of the pulse is limited to 50% in order
to ensure monotonicity with respect to the the input signal.
4.2.2 PLL-Based RF-PWM Transmitter
A baseband pulse-width modulator has a linear relationship between
the input signal (XIN) and the duty cycle (D), which is given by
D = K ·XIN (4.2)
The pulse width is modulated relative to a fixed clock edge, either rising or
falling. For this type of modulation, it can be shown that information around
the harmonics of the PWM carrier signal cannot be used for direct transmis-
sion, as it has a strongly non-linear dependence on the input signal.
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RF-PWM, on the other hand, can be made perfectly linear at car-
rier harmonics using sin≠1 pre-distortion as noted above. In this work, two
PLL-based baseband PWM generators are used to generate RF-PWM. The
proposed approach uses the di erence between two PWM pulses whose falling
edges (t1 and t2) coincide with the rising edge (t1) and the falling edge (t2)
of the RF-PWM signal in Fig. 4.2a. By controlling the duty cycle of both
pulses individually, the RF-PWM generator is able to control the duty cycle
and center position of the output pulses without complex processing at RF.
In Fig. 4.2a, the phase information of the modulation is set by the time
instant t3, which is the mid-point of the transmitted rectangular pulse. This
time instant can vary from ≠0.5TRF to +0.5TRF , which corresponds to a phase
variation of ±ﬁ. Amplitude modulation is encoded in the width of the pulse,
which can vary from 0 to 0.5TRF , with a maximum duty cycle of 50%, within
an RF period of TRF . To accommodate phase information from ≠ﬁ to ﬁ while
allowing for the maximum duty cycle of 50%, the possible range of the rising
and falling edges of RF-PWM extends from≠0.75TRF to 0.75TRF , respectively.
This implies that maximum pulse width of the baseband PWM signals needs
to be larger than 1.75TRF . In this design the period of the PWM generator
(TPWM) is chosen to be 2TRF , which determines the maximum pulse width.
The RF-PWM generator is consequently able to generate one pulse in a 2TRF
period. To increase the carrier frequency of the RF-PWM signal, quadrature
RF-PWM signals, each with a period of 2TRF , are interleaved. From Eq. 4.2,
the location of each falling edge (t1 and t2) is given by
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t1 = D1 · (2TRF ) = K ·XIN,1(t) · (2TRF )
t2 = D2 · (2TRF ) = K ·XIN,2(t) · (2TRF )
(4.3)
The RF-PWM generator is shown in Fig. 4.1a. In the pre-distortion
block, the input signal is used to generate two signals, XIN,1(t) and XIN,2(t),
which are used to drive the two pulse-width modulators. These signals are
derived using Eq. 4.1- Eq. 4.3 and are given by
XIN,1(t) =
APD(t)
4 +
1
2K ·
„BB(t)
2ﬁ
XIN,2(t) = ≠APD(t)4 +
1
2K ·
„BB(t)
2ﬁ
(4.4)
APD(t) above is the pre-distorted amplitude signal at baseband. APD(t) is
generated from ABB(t), which is the amplitude component in the polar repre-
sentation of the baseband signal. The complete polar representation is derived
from the Cartesian inputs, and in addition to the amplitude ABB(t), also in-
cludes the phase term „BB(t). APD(t) is given by
APD(t) =
1
ﬁK
.sin≠1
I
ABB(t)
2VDD/ﬁ
J
. (4.5)
A PLL-based pulse-width modulator ( Fig. 4.3 )[37, 38] is employed
because, as noted previously, it does not require a high-speed ramp signal and
comparator which are key challenges to designing a high-speed pulse-width
modulator. In a PLL-based pulse-width modulator, the local average of the
output of the phase detector (PD) follows the input signal due to the negative
feedback loop. The PWM signal is observed at the output of the PD. The
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Figure 4.3: PLL-based PWM architecture
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PD provides two pulses per reference-clock period (TRef ) of the PLL, since it
performs two comparisons within one period. As a result, the period (TPWM)
of the PWM signal is half of the clock period (TRef ). The relationship between
the input signal and the duty cycle of the PLL-based PWM modules is linear.
Baseband signals XIN,1(t) and XIN,2(t) are applied to independent
PLL-based pulse-width modulators, each with its own quadrature VCO.Within
each PLL, the phases of the quadrature VCO outputs are compared to quadra-
ture reference signals. The reference clocks are generated from a single external
clock source, by applying it to a divide-by-2 frequency divider. Each of the
PLL-PWM generators thus provides two PWM outputs that are in quadra-
ture. These are indicated as Y1,0¶ and Y1,90¶ , and Y2,0¶ and Y2,90¶ in Fig. 4.1a.
Quadrature RF-PWM outputs with a period of TPWM are achieved by com-
bining Y1,0¶ and Y2,0¶ , and Y1,90¶ and Y2,90¶ by using an EX-OR phase detector.
These quadrature outputs are then combined using an OR operation.
The reference clock period (TRef = 2TPWM = 4TRF ) for the PWM
provides additional phase margin that helps to alleviate PLL bandwidth re-
quirement. The phase information is usually wrapped in a range from ≠ﬁ to ﬁ,
which causes a phase discontinuity, if the original modulation includes phase
steps from ±ﬁ to ûﬁ2. The RF-PWM generator using interleaving provides
a wider phase margin from ≠1.5ﬁ to 1.5ﬁ, which can be used to correct the
2A phase jump of ±ﬁ in the RF carrier corresponds to a pulse time variation of ±TRF /2
or equivalently, ±TREF /8. Since the linear range of a PLL-PWM block is TREF /2 (Fig.
3.4d), this phase jump can be accommodated by the PLL-PWM block.
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radian phase angles by adding multiples of ±2ﬁ when absolute jumps between
consecutive phase steps are greater than or equal to the jump tolerance allowed
by the PLL-bandwidth. Phase discontinuities can only occur now for phase
steps from ±1.5ﬁ to û1.5ﬁ, whose probability of occurrence is lower than that
of a phase step from ±ﬁ to ûﬁ. As shown in Fig. 4.4, the total phase jump
rate in the LTE signal is decreased by up to 58%.
4.3 Analysis of the Proposed Architecture
This section presents an analysis of noise in the architecture. The
derivation employs linearized models for the circuit blocks shown in Fig. 4.1a,
including the EX-OR phase detectors. The models are used to calculate the
phase noise of the PLL-based pulse-width modulators, while considering major
noise sources. A noise model for the RF-PWM output is presented.
4.3.1 Linearized Model of EX-OR Phase Detector
The EX-OR phase detectors generate signals representing the di erence
in phase between the VCO and the reference. The output of the phase detec-
tors is fed to the RF-PWM generator as well as to the loop filter for feedback
to the PLL-based pulse-width modulator. Phase detection is a memoryless
operation. As such its impact on the behavior of the loop can be modeled
by a constant gain [39, 38]. The loop-dynamics of the PLL-based pulse-width
modulators are primarily governed by the baseband frequency response. On
the other hand, the simple model is not adequate for analysis of the RF-PWM
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(a) Original phase
(b) Corrected phase
Figure 4.4: Phase trajectory with LTE signal
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Figure 4.5: EX-OR phase detector and associated signals
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Figure 4.6: Linear model of EX-OR phase detector.
generator, which employs baseband and higher harmonics. For frequency do-
main analysis of RF-PWM, the output signals of the EX-OR phase detector
are represented by impulse sequences, with the input phase di erence as a
parameter.
Fig. 4.5 shows the EX-OR phase detector and signals which is asso-
ciated with the operation of the EX-OR phase detector. The output of the
detector VE(t) consists of pulse sequences whose width ( t) is encoded by the
relative phase di erence between the VCO output (VV CO(t)) and the refer-
ence signal (VRef (t)) at the rising and falling edges respectively. The actual
pulse-width modulated output of the detector (VE(t)) can be formulated as
an infinite sum of various harmonics. RF-PWM, however, utilizes the pulse
width information rather than the voltage transients, which makes it possible
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to simplify the output (VE(t)) as a sequence of impulses weighted by the time-
varying pulse width ( t(t)) instead of a modulated pulse [39]. The impulse
sequence (E(t)) can be defined as
E(t) =  t(t) ·
Œÿ
n=≠Œ
”(t≠ TRef2 n). (4.6)
Since the bandwidth of the input signal is about two orders of magnitude
lower than the reference, VCO frequency variations are not significant in a
time window that is short compared to the inverse of the signal bandwidth, in
the locked condition. Therefore, the relationship of  t to the phase di erence
can be approximated as
 t(t) ¥ TRef2ﬁ „E(t) (4.7)
where „E(t) denotes the phase di erence between the VCO output and the
reference signal. Combining Eq. 4.6 and Eq. 4.7, the pulse width of pulse-
width modulator can be modeled as
E(t) = TRef2ﬁ · „E(t) ·
Œÿ
n=≠Œ
”(t≠ nTRef2 ). (4.8)
Fig. 4.6 illustrates the resulting model of the phase detectors. The baseband
components (Y (t)), and pulse width sequences (E(t)) are utilized for anal-
ysis of the PLL-based pulse-width modulator, and the RF-PWM generator
respectively.
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(a) Linear model of PLL-based PWM
(b) Linear model with noise sources
Figure 4.7: Linear model of PLL-based PWM
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Figure 4.8: Magnitude response of „E,0¶(jÊ)/XIn(jÊ)
4.3.2 Linear Model of the PLL-Based Pulse-Width Modulator
The linear model of the PLL-based pulse-width modulator is shown in
Fig. 4.7a. The loop shown in Fig. 4.7a is practically a type-II Phase-Lock
Loop (PLL), although it includes an additional loop to generate a 90¶ phase-
shifted output simultaneously. The quadrature VCO (HV CO) is modeled as an
ideal integrator with a gain (KV CO). Two delay blocks shown as (HDelay) are
connected to the reference and the VCO respectively and model the quadrature
phase-shifted VCO and reference signals. The phase detector provides a gain
(HPD) of ≠VDD
ﬁ
, assuming that the PD output switches between 0 and VDD.
The frequency response of the operational amplifier is given by AOP (jÊ). Using
the above notation, the loop gain, AOL(jÊ), and the resulting transfer function,
„E,0¶(jÊ)
XIN(jÊ)
, can be shown to be given by:
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AOL(jÊ) =
≠AOP (jÊ)(1 +HDelay(jÊ))ZLF (jÊ)HV CO(jÊ)HPD
(AOP (jÊ) + 1)ZF (jÊ) + ZLF (jœ) {ZF (jÊ)/RIN + 2}(4.9)
(4.10)
„E,0¶(jÊ)
XIN(jÊ)
= AOL(jÊ)1≠ AOL(jÊ) ·
ZF (jÊ)/RIN
HPD {1 +HDelay(jÊ)} (4.11)
where ZLF (jÊ) is the transfer function of the input low-pass filter and is given
by ZLF (jÊ) = 1/(jÊC1) Î (RZ+1/(jÊC2); ZF (jÊ) is the feedback impedance,
where ZF (jÊ) = RF1 Î (RF2+1/(jÊC3); and HDelay(jÊ) models the frequency
response of the quadrature phase shift in the VCO and the reference, where
HDelay(jÊ) = e≠jÊTref/2.
From Eq. 4.9, AOL(jÊ) can be seen to be given by≠4ﬁ3 · AOP (jÊ) ·
KV CO ·HPD/jÊ for low-frequencies since ZLF (jÊ) has a large impedance(¥ 10).
ZF (jÊ) and HDelay(jÊ) are given by a constant resistance (RF1) and a con-
stant value 1, respectively, at low-frequencies. The magnitude response of
„E,0¶(jÊ)/XIN(jÊ) is shown in Fig. 3.7. The magnitude of „E,0¶(jÊ)/XIN(jÊ),
from Eq. 4.11, has a constant gain, ﬁ/VDD, within the signal bandwidth of
the input XIN . Using this result in Eq. 4.7, the coe cient K that relates the
duty-cycle D to the input XIN in Eq. 4.2 can be shown to be
K = D
XIN
= TRef2ﬁ ·
2
TRef
· „E,0¶
XIN
= 1
VDD
. (4.12)
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Figure 4.9: PLL noise
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4.3.3 Noise Analysis of PLL-Based Pulse-Width Modulator
By using the linear noise model shown in Fig. 4.7b, the noise transfer
function (NTF) from various noise sources to the phase error („E,0¶) can be
shown to be
NTFV CO(jÊ) = {1 +G(jÊ)}
NTFRIN(jÊ) = G(jÊ) · ZF (jÊ)/RIN
HPD · {1 +HDelay(jÊ)}
NTFOPAMP (jÊ) = ≠G(jÊ) · 1 + ZLF (jÊ) · {ZF (jÊ)/RIN + 2}
ZLF (jÊ) ·HPD · {1 +HDelay(jÊ)}
NTFRF1(jÊ) = G(jÊ) · ZF (jÊ)
RRF ·HPD · {1 +HDelay(jÊ)}
NTFRF2(jÊ) = G(jÊ) · ZF (jÊ) · {jÊC3 +RF}
jÊC3 ·RF ·HPD · {1 +HDelay(jÊ)}
NTFRz(jÊ) = G(jÊ) · ZF (jÊ) · {jÊC2 +RZ}
jÊC2 ·RZ ·HPD · {1 +HDelay(jÊ)}
(4.13)
where G(jÊ) = AOL(jÊ)/ {1≠ AOL(jÊ)}. Fig. 4.9 summarizes the frequency
response of the various NTFs and noise sources for the spectral noise power
(SN„E ) of the total phase error. Both the VCO noise and the reference noise
are high-pass filtered by the loop, which results in suppression of these noise
sources over a wide frequency range, within the system bandwidth. These noise
sources, however, still have a dominant e ect on the out-of-band noise, which
sets a design constraint on the distant noise of the VCO and the reference.
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The noise sources within the analog filter are low-pass filtered, while the noise
of the R-C-C low-pass filter is band-pass filtered by the loop. These noise
sources impact the spectral noise power (SN„E ) arising from the in-band phase
error.
4.3.4 Linear Model of the RF-PWM Generator
Fig. 4.10 illustrates the linear model of the RF-PWM generators. The
RF-PWM generator consists of two EX-OR and one OR gates where the en-
velop information (ABB) and phase information („BB) are encoded in the duty
cycle (DRF ) and position of the pulse, respectively. The EX-OR function de-
tects the di erence and the mid-point of the falling edges of the input PWM
signals, while the OR function combines the two PWM signals to realize in-
terleaving. Employing impulse approximation, these operations can be simply
modeled as an addition and subtraction of impulses, which makes it possible
to change the order of the EX-OR and OR functions by applying the commu-
tative property.
The pulse width of PWM signal can be modeled as impulse sequences
Em,n(t) where the subscript m denotes the index of the PLL-based PWM
generator and can assume values of 1 or 2. The subscript n signifies out-
put signals with phase of 0¶and 90¶. The frequency response of pulse width
sequences (Em,n(t)) that is sampled with a period TRef/2 can be found by
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Figure 4.10: Linear model for the proposed RF-PWM architecture
49
employing Fourier Transform of Eq. 4.8, which leads to
Em,n(jÊ) =
2
TRef
Œÿ
k=≠Œ
TRef
2 ·K ·Xm(jÊ ≠
4ﬁn
TRef
),
Y][m = 1 or 2n = 0¶ or 90¶ .
(4.14)
In the time domain, Em,90¶(t) is a TRef/4 time-shifted version of Em,0¶(t).
Representing this time-delay by a phase shift, the output of OR gate can be
formulated as:
Eˆm(jÊ) =
2
TRef
Œÿ
n=≠Œ
(1 + e≠jÊ
TRef
4 ) · TRef2 ·K ·Xm(jÊ ≠
4ﬁn
TRef
)
¥ 4
TRef
Œÿ
n=≠Œ
TRef
2 ·K ·Xm(jÊ ≠
8ﬁn
TRef
)
(4.15)
Eq. 4.15 indicates that the output of the OR function can be interpreted as a
2x signal up-sampler. The EX-OR function encodes the duty cycle information
and the phase information in a pulse, which can be separately modeled as an
addition and subtraction respectively, with corresponding constant gains.
We employ the impulse approximation to analyze the functionality of
the RF-PWM generator which encodes the information to the pulse width with
the fixed amplitude. To analyze the noise of the RF-PWM architecture, we
need to convert signals from the discrete time domain to the analog domain.
By applying a zero-order-hold reconstruction filter with TREF/4 sampling time,
we can transfer the analysis domain from discrete-time to analog. As a result,
we can remove the impulse approximation for signal analysis. Thus the duty
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cycle and the phase o set of RF-PWM can be formulated as
DRF (jÊ) = 2K · (X1(jÊ)≠X2(jÊ))
„BB(jÊ) = 2ﬁK · (X1(jÊ) +X2(jÊ)).
(4.16)
4.3.5 Noise Analysis of RF-PWM generator
In contrast to Eq. 4.15, the noise transfer function from the phase de-
tector to the output of the OR logic can not be represented by a 2x up-sampler,
since the two noise sources are independent and thus are not related by a time-
shift. Instead of an up-sampler, the two noises are independently added in the
OR logic circuit. As a result, the individual noise sources are sampled and
reconstructed at 2/TRef and 4/TRef frequencies respectively, which indicates
that we need to consider additional constant sampling/reconstruction gains of
0.5 for each phase noise term. By using the transfer function provided from
Fig. 4.10 and total phase error spectral noise power (SN„E ) provided from Fig.
4.9, we can derive the duty cycle spectral noise power (SDN (jÊ)) and phase
spectral noise power (S„N (jÊ)),
SDN (jÊ) =
1
ﬁ2
Ó
SN„E,1,0¶ (jÊ) + SN„E,2,90¶ (jÊ) + SN„E,2,0¶ (jÊ) + SN„E,2,90¶ (jÊ)
Ô
S„N (jÊ) =
Ó
SN„E,1,0¶ (jÊ) + SN„E,2,90¶ (jÊ) + SN„E,2,0¶ (jÊ) + SN„E,2,90¶ (jÊ)
Ô
.
(4.17)
Based on Eq. 4.1, the RF-PWM with noise at the RF carrier frequency
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can be derived as
Vout,RF (t)+N(t) =
2VDD
ﬁ
sin(ﬁ(DRF (t)+DN(t)))cos(2ﬁfRF t+„BB(t)+„N(t))
(4.18)
By employing a Taylor series expansion for a given DRF (t) and „BB(t),
while assuming DN(t) to be small,we have,
Vout,RF (t) +N(t) = ¥ 2VDD
ﬁ
sin(ﬁDRF (t))cos(2ﬁfRF t+ „BB(t))
+ 2VDD
ﬁ
ﬁDN(t)cos(ﬁDRF (t))cos(2ﬁfRF t+ „BB(t))
≠ 2VDD
ﬁ
„N(t)sin(ﬁDRF (t))sin(2ﬁfRF t+ „BB(t))
(4.19)
Combining Eq. 4.17 and Eq. 4.19, we can relate the total spectral noise power
SN(t)(jÊ)to the RF-PWM phase error noise by
SN(t)(jÊ) =
1
2 · (
2VDD
ﬁ
)2 · 4SN„E (jÊ) (4.20)
where we assume that the individual phase error spectral noise power (SN„E (jÊ))
introduced by the EX-OR phase detectors is the same. The RF-PWM noise
can be modeled as a total sum of phase noise of each PLL-based PWMs. As a
result, the in-band and out-of-band noise are strongly dependent on the noise
of the analog filter and the VCO within the PLL-based pulse-width modulator
respectively. In following section, we will discuss how to take this noise into
consideration in the circuit implementation.
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4.4 Circuit Implementation
4.4.1 PLL-Based Pulse-Width Modulator
The pulse width modulator of [38] targets power line communication,
where the bandwidth and carrier frequency of the pulse-width modulator is
lower than the wireless RF transmitter described here. The wider bandwidth
introduces additional design challenges, as described below.
The key design considerations in this work include the linearity of the
PLL-based PWM system and noise minimization. Since the design uses two
PLL-based pulse-width modulators, it is also critical to minimize mutual cou-
pling. For this purpose, the power supply in the two PLL-based PWMs is
separated. Further the physical spacing between the pulse-width modulator is
maximized in layout, to the limit set by the size of the IC.
4.4.1.1 Loop Design
The gain and the phase margin of the loop are directly related to noise,
linearity, and system bandwidth. Such margins can be controlled by choosing
the ratio (C1/C2) of the loop capacitance, the ratio (RIN/(RF1 Î RF2)) of the
resistance in the active filter and the gain (KV CO) of VCO. The loop stability
with a time-varying input signal is important to consider. The maximum
allowable rate-of-change of the input signal can be determined by the ratio of
resistor in input and feedback loop, the gain of VCO, and the range of VCO’s
control voltage, and it can be shown to be [38]
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max(dXIN
dt
) = 4KV COVDD
RIN
ZF
·max(VV CO).
The proposed architecture has two loops with a relative 90° degree phase shift
and split feedback, which provides smaller changes in VV CO compared to a
single loop feedback for the same input signal level. As a result, it provides
better linearity and stability.
The proposed RF-PWM transmitter requires that the two PWM gen-
erators have identical performance, in order to minimize the mismatch and
the distortion. The split dual-feedback can be helpful for minimizing the mis-
match between the two VCOs by reducing the input range of the VCO control
voltage.
In this work, the implemented loop provides 45¶ degree phase margin
with an unity gain bandwidth of 100-MHz, in order to ensure su ciently fast
settling, and guarantee good stability over device process corners.
4.4.1.2 Clock Duty Cycle
The duty cycle of the clock signal in PLL-based PWM determines the
dynamic range of the output voltage. The duty cycle of the clock signal, which
provides the maximum dynamic range, is 50% [38]. To guarantee 50% duty
cycle for both the clock signal and the VCO output signal, a frequency divider
and di erential architecture are used. In order to ensure a square pulse shape,
a CMOS bu er chain with cross coupled inverters is employed [42].
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Figure 4.11: Di erential quadrature VCO
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4.4.1.3 VCO
A six-stage VCO (Fig. 4.11) is used in the design. Each delay cell in
the VCO provides rail-to-rail swing. It achieves a well-controlled 50% duty
cycle through the use of a di erential design. The digitally intensive design
allows for wideband PWM operation.
The gate nodes of NMOS switches (Mn1,Mn2) are the inputs of a delay
cell. The switches are connected to the output nodes of the cell. The delay
cell also consists of cross-coupled PMOS transistors (Mp3 and Mp4) for fast
switching. Coarse tuning is achieved by varying the voltage (Vtune) of the
varactors which are connected across the output nodes. For a fine control of
the oscillation frequency, auxiliary PMOS transistors (Mp1, Mp2) and NMOS
transistors (Mn3, Mn4) are employed. The design uses a 1.2-V power supply.
The VCO provides in-phase and quadrature outputs. The simulated gain of
the VCO is 350-MHz/V. The intermodulation components which are observed
in Eq. 3.1 are reduced through the use of a di erential topology, which helps
to mitigate even order harmonics.
4.4.1.4 Operational Amplifier
The operational amplifier that is employed in the low pass filter is
shown in Fig. 4.12. The design employs a fully di erential two-stage topology
to reduce even-order distortion. PMOS devices are used in the input stage for
better isolation from substrate noise and lower flicker noise. The device channel
length is optimized to improve noise performance, while providing adequate
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Figure 4.12: Operational amplifier
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frequency response. The OPAMP open-loop gain is 56 dB. The gain of the low
pass filter is one of critical design factors because it suppresses the impact of
KV CO non-linearity. The total current consumption is approximately 10 mA
in the OPAMP.
4.4.2 Power Amplifier and Driver
The output stage (Fig. 4.13) includes level shifters, PA drivers, Class-
D PAs and an external matching network. A stacked inverter is used in the
PA. This design requires a level shifter to interface the RF-PWM signal to the
cascode output stage. The level shifter consists of a simple cascode to allow
for high speed operation (Fig. 4.13b). For balancing the rise and fall times of
the pulses, a coupling capacitor is used between the branches of the cascode.
In order to minimize shoot-through currents, separate PA drivers are
employed for the PMOS and NMOS devices within the output stage. These
convert the RF-PWM signal into non-overlapping control signals. However
these signals can have di erent rise and fall times, which can cause non-
linearity in the output stage. Controlling the capacitance (CV 1 and CV 2)
in each path of the PA driver (Fig. 4.13c), allows for making the rise and
fall times equal, and also allows for simultaneously optimizing e ciency and
linearity. The entire signal path is di erential, which helps to mitigate the
impact of bond-wire parasitics and common-mode noise.
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(a) Output stage
(b) Level shifter (c) PA driver
Figure 4.13: Circuits for the output stage
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(a) Pulse modulation for P > PMIN
(b) Supply modulation for P < PMIN
Figure 4.14: Proposed solution to address the narrow-pulse limitation
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(a) Diagram of the proposed hybrid solu-
tion
(b) Output signal FFT (simulation results)
Figure 4.15: Proposed narrow pulse solution and simulation results
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4.5 Avoiding the Narrow Pulse-Width Limitation
Since RF-PWM encodes the information to the pulse width of the
signal, the dynamic range is determined by the pulse width range which is
available to handle in the system. In practical CMOS technologies, device
parasitic capacitance limits the minimum pulse width that can be generated
in the class-D stage. This sets a limit on the dynamic range, since below a
certain minimum amplitude, the output duty-cycle does not follow the input
duty-cycle linearly.
To solve the narrow pulse problem, an approach based on a switched
capacitor power amplifier (SCPA) [23] can be employed in order to control
the amplitude of output signal in addition to PWM. For narrow pulse widths,
the amplitude of the output can be varied while keeping the pulse width fixed
(Fig. 4.14b). By adopting SCPAs, the amplitude of the RF-PWM output can
be controlled using digital control bits.
The proposed concept is shown in Fig. 4.15a. When the input pulse
width is greater than the minimum pulse-width of the class-D stage, the RF-
PWM is generated by the proposed architecture described in the previous
section. When the pulse width is narrower than the minimum, the switched
capacitors at the output stage are controlled by digital bits to control output
power.
The output signal in a polar transmitter that employs a digital-to-
analog converter in the output stage, using digital PAs, has quantization error
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Figure 4.16: Die photograph
and also potentially a mismatch between the phase and the envelope. In
the proposed solution, the impact of the mismatch is minimized due to self-
alignment between the phase and envelope information. By partitioning the
dynamic range between pulse-width and pulse-amplitude control, the hybrid
solution also reduces the precision required of the amplitude control for a given
output quantization noise floor level. As can be observed from the simulation
result in Fig. 4.15b, a 4 bit control in the proposed hybrid architecture has a
similar quantization noise floor as that generated by a 8 bit RF DAC based
on a SCPA.
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Figure 4.17: Measurement of duty cycle vs. input voltage
4.6 Measured Results
The design is implemented in a 65-nm CMOS process (Fig. 4.16) and
uses an active area of 0.48 mm2. The IC is measured on a four layer FR-
4 printed circuit board and is housed in a QFN 48 package. The external
matching includes an LC network for impedance transformation and a 1:1
balun for di erential-to-single conversion on the board. The measured results
are corrected for the losses in the o -chip network.
The linearity of each PLL-based pulse-width modulators is measured
independently. As shown in Fig. 4.17, a linear relationship between input
voltage and duty cycle is observed in each modulator. Fig. 4.18a shows the
duty cycle values in the two modulators. The modulator provides a constant
system gain over a 150-MHz range of carrier frequencies (Fig. 4.18b).
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(a) Measured duty cycle of two PLL-based PWMs
(b) Measured gain of two PLL-based PWMs
Figure 4.18: Measured performance of two PLL-based PWMs
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The PLL-based PWM employs a feedback loop with high gain and
linearity performance. The two modulators are observed to match closely in
measurement. The output linearity is observed to degrade for narrow pulse
widths.
The external output matching network consists of discrete L-C com-
ponents, bond wire inductance, and the 1:1 balun. The quality factor of the
matching network is su ciently low that it can provide good output power
and PAE performance over a range of frequencies within approximately ±5%
of the center frequency (2.66-GHz). The system exhibits 1 dB power deviation
over 300-MHz (Fig. 4.19a). Fig. 4.20 shows the power level of the harmonics
of fRef . The relative power levels of the 3rd and 5th order harmonics, which
are closest to the fundamental RF output, are about 40 dB and 50 dB below
the fundamental output power respectively.
The measured TX e ciency of the design including the PLL-based
RF-PWM generator, level shifter, driver amplifier and PA, and the measured
PAE, that includes the driver and the output stage, are shown in Fig. 4.19b.
A peak PAE of 46.6% and peak total e ciency of 38.8% are observed at a
carrier frequency of 2.66-GHz. With a 2.4 V supply, the power amplifier can
provide a peak power output of 22.4 dBm. For a 1.4-MHz LTE signal with
6.4 dB PAR, the RF-PWM generator consumes 70-mW and the output stage
including level shifters, PA drivers, and PAs consumes 230-mW. The average
output power is 16.1 dBm for the PAE of 17.5%, an EVM of -24.9 dB, and
ACLR of -30.9 dBc and -31.1 dBc. Fig. 4.21 shows the measured spectrum of
66
(a) Measured output power and PAE vs. frequency (at duty cycle =50%)
(b) Measured output power vs. PAE of PA stage and total system
Figure 4.19: Output power and e ciency
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(a) Measured relative harmonic frequency power vs. output power (w/ varying
duty cycle at fRef = 665-MHz)
(b) Measured output spectrum (full span = 5.52-GHz)
Figure 4.20: Measured relative harmonic power and the output spectrum (full
span = 5.52-GHz)
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Figure 4.21: Measured output spectrum of LTE signal (RBW = 30-KHz)
the proposed transmitter.
Table. 4.1 shows a comparison of the CMOS RF transmitters utilizing
switching PAs. The proposed design is observed to have the highest peak
e ciency at highest carrier frequency relative to prior work.
4.7 Conclusion
This chapter presents a PLL-based RF-PWM transmitter with a Class-
D power amplifier. The design is expected to be suitable for the LTE-MTC
system, owing to its low complexity, cost, and high e ciency. The PWM
output is combined with a Class-D output stage. Stacked Class-D amplifier
stages allow operation at 2.4 V supply without excessive device voltage stress.
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[5] [43] [44] [19] This work
Carrier Freq. 2.2-GHz 2-GHz 800-MHz
750-MHz
2.66-GHz
- 930-MHz
Supply vol. 2.5 V 1 V 1.1 V 1 V 1.2/2.4 V
Linearization
RF-PWM RF-PWM Digital I-Q Digital Polar RF-PWM
Method
PA Class E No PA SCPA SCPA D
Mod. signal
ﬁ/4-DQPSK 16 QAM LTE 64 QAM LTE
symbol rate BW 5-MHz BW 10-MHz BW 1/2-MHz BW 1.4-MHz
=192-KHz PAPR 6.9 dB PAPR 6.9 dB PAPR 8 dB PAPR 6.4 dB
Avg. POUT 26.7 dBm - 6.97 dBm 0 dBm 16.1 dBm
Avg. PAE 21%1) - 29.1%2) 14%2) 17.5%1)/13.4%2)
Peak POUT 28.6 dBm - 13.9 dBm 8 dBm 22.4 dBm
E ciency
28.5%1) - 40.4%2) 45%1) 46.6%1)/38.8%2)
at POUT,peak
Power cons.
- 134-mW - 3.3-mW 70-mW
w/o PA
E-UTRA
- -
-32.4 dBc - -30.9 dBc
ACLR /-32.7 dBc /-31.1 dBc
or EVM -26.7 dB -23.4 dB - -27.13 dB -24.9 dB
Active area 0.24 mm2 0.72 mm2 0.48 mm2
Technology
65-nm 40-nm 28-nm 40-nm 65-nm
CMOS CMOS CMOS CMOS CMOS
1)PAE of the RF stage
2)PAE of the total system including baseband and RF stage
Table 4.1: Comparison Table
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Chapter 5
Cartesian PLL-Based RF-PWM1 Transmitter
5.1 Introduction
A transmitter architecture that employs three-level RF-PWM with a
class-D output stage is described in this chapter. The design employs an input
signal with a Cartesian format instead of a polar format at baseband. A Carte-
sian architecture is explored since it can potentially support wider bandwidth
signals compared to a polar design. The RF output signal is generated without
an upconverter, as in the polar design discussed earlier. The design uses two
PWM generators, where each modulator produces a PWM signal whose duty
cycle at a given instance corresponds to the instantaneous value of the I or Q
input. For the power stage, a switched capacitor structure [23] is employed to
provide a di erential three-level RF-PWM signal with a conventional 2 port
output stage. The architecture is simulated in a 65-nm CMOS process.
5.2 Cartesian Three-level RF-PWM Technique
1Part of the material in this chapter is based on [2] which has been published in IEEE
DCAS 2016. The author Hyejeong Song designed and simulated the architecture.
71
(a) RF-PWM for I signal
(b) RF-PWM for Q signal
Figure 5.1: RF-PWM pulses for I and Q paths
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The proposed modulation technique utilizes a center-aligned three-level
RF-PWM signal (Fig. 5.1). This signal consists of a positive and a negative
pulse, each with duty cycle (D) which is a linear function of the RF-PWM
generator input (XIN). In this signaling scheme, the time di erence between
the centers of two pulses is fixed to half of a period (Tc) of the carrier fre-
quency. The width of the pulse is controlled by the input signal and changes
symmetrically around the center of the pulse. A Fourier Series representation
of the proposed RF-PWM signals is shown below.
Vout,I(t) =
Œÿ
n=1
sgn (XIN,I(t))
2VDD
nﬁ
sin (2nﬁDI)
· (1≠ cos(nﬁ)) cos
32nﬁ
Tc
t
4
(5.1)
Vout,Q(t) = (≠1) ·
Œÿ
n=1
sgn(XIN,Q(t))
4VDD
nﬁ
sin(2nﬁDQ)
·sin
3
nﬁ
2
4
sin
32nﬁ
Tc
t
4
(5.2)
The duty cycles DI and DQ, in the above equations, are proportional
to the instantaneous magnitudes of the I and Q path baseband signals, respec-
tively. Generation of the RF output signal without up-conversion is possible
by pre-distorting the input signal using an inverse sine function (sin≠1) [3].
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Figure 5.2: A conventional left-edge referred PWM signal
The maximum duty cycle of each pulse in the RF-PWM signal is 25%, and
there is no overlap between the I and Q path signals. This makes it possible
to share the output stage for I and Q signals, which improves the e ciency of
the system.
As shown in Fig. 5.2, within a given period, a conventional left-edge
referred PWM signal has a fixed rising edge position with a varying falling
edge. The distance between the rising edges of two pulses is a period (Tc) of
the PWM carrier frequency. The average of the modulated PWM signal has
a linear relationship with input signal (Fig. 5.3) which is given by
D =  T
Tc
= K1 ·XIN(t) +K2
(5.3)
where D is the duty cycle of the pulse, K1 is the constant gain of the PWM
module, K2 is the constant o set, and XIN is the input signal. For instance,
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Figure 5.3: Input signal vs. duty cycle
if the range of the input signal is ≠A 5 XIn(t) 5 A, K1 is 1/ (2A) and K2 is
0.5.
As shown in Fig. 5.4, the proposed technique generates RF-PWM by
using two modules that provide the PWM described in Eq. 5.3. In Fig.
5.4b, the rising edges of two pulses are aligned by using the same reference
clock signal in two pulse-width modulators. Also, the falling edges (t1 and t2)
represent the input signals (XIN,1(t) and XIN,2(t)) respectively and are given
by
t1 =
1
2 ·D1 · Tc =
1
2 {K1 ·XIN,1(t) +K2} · Tc (5.4)
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(a) Cartesian RF-PWM
(b) RF-PWM generation using two PWM pulses
Figure 5.4: Cartesian RF-PWM pulse and PWM pulses
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t2 =
1
2 ·D2 · Tc =
1
2 {K1 ·XIN,2(t) +K2} · Tc (5.5)
We can derive two control signals for the PWM modules by imposing
the following conditions:
• The di erence between the two generated pulse widths is the same as
the pulse width of the desired RF-PWM pulse.
DRF = 2 · t1,m ≠ t2,m
TRF
= K1 ·XIN,PD,m(t) +K2, m = I or Q (5.6)
• The center of two falling edges is aligned to the center of the RF-PWM
pulse.
t1,m + t2,m
2 = n ·
TRF
4 , n =
Y][1 for m = I2 for m = Q (5.7)
From Eq. 5.6 and Eq. 5.7, the two input control signals (XIN,1,m
&XIN,2,m) are given by
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XIN,1,m =
1
2
;
XIN,PD,m(t) +
K2
K1
<
+ n2K1
≠ K2
K1
n =
Y][1 for m = I2 for m = Q
XIN,2,m = ≠12
;
XIN,PD,m(t) +
K2
K1
<
+ n2K1
≠ K2
K1
n =
Y][1 for m = I2 for m = Q
(5.8)
XIN,PD,I(t) and XIN,PD,Q(t) are the pre-distorted input signals at base-
band and are generated from XIN,I(t) and XIN,Q(t), respectively, which are
the components of the original Cartesian input signal. From Eq. 5.1-Eq. 5.3,
the pre-distorted input signals are given by
XIN,PD,m =
1
2ﬁK1
sin≠1
3
ﬁ
4VDD
·XIN,m
4
≠ K2
K1
, m = I or Q (5.9)
The proposed RF-PWM generator is shown Fig. 5.5. In order to pro-
duce two pulses in a single RF period, the switching frequency is made twice
that of the target RF frequency. In the pre-distortion block, the input signal
is used to generate two signals in the quadrature paths, namely, XIN,I1 and
XIN,I2 in the I-path, and XIN,Q1 and XIN,Q2 in the Q-path. These signals are
converted into two baseband PWM signals from which the RF-PWM signal
is derived. Two reference clocks (CLKI and CLKQ) with a relative phase-
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Figure 5.5: RF-PWM generation system
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shift of 90¶ can be used to provide I-Q modulation. In addition, in order to
accommodate a negative input signal a di erential architecture is utilized.
For an RF-PWM generator, it is necessary to design a PWM generator
which operates at RF. This is a major challenge if a PWM module based on an
analog ramp generator and comparator is employed. For this technique, a PLL-
based pulse-width modulator [37, 38] which operates at GHz frequencies is
employed. The output of the phase detector (PD) in the PLL provides a PWM
signal which is proportional to the phase di erence between the reference clock
and the output of VCO. The phase di erence is controlled by the input signal
because the feedback loop forces the local average of the di erence between
the PWM signal at the output of the phase detector and the input to be a
zero. The pulse-width modulator provides two pulses per RF period since
two comparisons are performed in a single period. The carrier frequency of
the RF-PWM is equal to the frequency of the reference clock. The PWM
generator can be used to provide I-Q output signals by using reference clocks
with 90¶ phase shift. It also allows for the system to operate over multiple
bands, which can be accomplished by changing the reference clock. In the
proposed architecture which employs PLL-based PWM (Fig. 5.6), the VCO
signal and the reference clock signal are compared twice per period because an
EX-OR is used as the phase detector. Due to this, a pulse signal is generated
with a time period of 0.5Tc, and the duty cycle (D) of each pulse is half of
the original duty cycle, which can be calculated from Eq. 5.3. These two
pulses are directly used for three-level PWM which consists of two pulses with
80
Figure 5.6: The proposed PLL-based PWM generator
a relative phase-shift of 180¶. This technique faces an issue of representing
negative values with the duty cycle because the output is the ratio between
the pulse width and the period of the PWM signal. As shown in Fig. 5.7,
negative values of the input signal are obtained utilizing an inverted RF-PWM
signal.
5.3 Analysis of the Proposed Architecture
The circuit blocks of the proposed Cartesian RF-PWM transmitter are
shown in Fig. 5.5. In order to analyze the architecture, linearized models
for each blocks, which were introduced in the chapter 3, are employed. A
key di erence is that the EX-OR phase detector is modified due to the use of
3-level RF-PWM (Fig. 5.6), which requires the use of a di erent model.
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(a) RF-PWM pulse with a positive input signal
(b) RF-PWM pulses as XIN = (≠1) · |XIN |
Figure 5.7: RF-PWM pulses for a positive and a negative input signal
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Figure 5.8: EX-OR phase detector and associated signals.
5.3.1 Linearized Model of the EX-OR Phase Detector
For the analysis of the proposed Cartesian RF-PWM transmitter ar-
chitecture, it is necessary to develop linearized frequency domain models for
each sub-block. In the previous chapter, a model of the EX-OR phase detec-
tor is proposed to analyze both the baseband signal and the signals located
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at higher frequencies. For the architecture here, it is necessary to modify the
model because the output of the phase detector (VE(t)) consists of two signals
(VE,P (t) and VE,N(t)) which are transmitted through a separated path, and
generate three-level RF-PWM outputs. The subscript P and N denote the
positive pulse and the negative pulse, respectively. Fig. 5.8 depicts an EX-OR
phase detector and its associated signals. As described in the chapter 4, a sim-
plification of VE,P (t) and VE,M(t) by a sequence of impulse trains weighted by
the pulse width ( t) can be employed since the signal information is encoded
in the pulse width rather than the actual voltage shape [39].
The impulse sequences (EP,1(t), EM,1(t), EP,2(t), and EM,2(t)) can be
defined as
EP,m(t) =  tm(t) ·qŒn=≠Œ ” (t≠ n · TRef )
EM,m(t) =  tm(t) ·qŒn=≠Œ ” 3t≠ n · TRef ≠ TRef2
4 , m = 1, 2 (5.10)
VCO frequency variations are not significant in a time window that
is short compared to the inverse of the signal bandwidth in the locked state,
since the bandwidth of the input signal is about two orders of magnitude lower
than the reference frequency. By using Eq. 5.3, the relationship of  t to the
phase di erence („E(t)) can be approximated by
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 tm(t) = TRef · Dm(t)2
t TRef2ﬁ „E,m
, m = 1 or 2 (5.11)
where „E denotes the phase di erence between the VCO output and
the reference signal, and the subscript m signifies the index of each PLL-based
pulse-width modulators. Combining Eq. 5.10 and Eq. 5.11, the pulse width
of the output signals of the modulator can be approximately modeled as
Em,P (t) =
TRef
2ﬁ · „E,m(t) ·
qŒ
n=≠Œ ”
3
t≠ TRef2 n
4
Em,M(t) =
TRef
2ﬁ · „E,m(t) ·
qŒ
n=≠Œ ”
3
t≠ TRef2 n≠
TRef
2
4 , m = 1 or 2
(5.12)
Fig. 5.9 illustrates the resulting model of the phase detectors. As with
the model in chapter 4, the baseband components Y (t) are utilized for analysis
of the PLL-based pulse-width modulator and pulse width sequences Em,P (t)
and Em,N(t) are utilized for analysis of the RF-PWM generator.
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Figure 5.9: Linear model of the EX-OR phase detector.
5.3.2 Linear Model of the RF-PWM Generator
Fig. 5.10 illustrates the linear model of the RF-PWM generators. The
RF modulator consists of four EX-OR and two OR gates, where the I-Q in-
formation (XI,IN(t) and XQ,IN(t)) is encoded in the duty cycles DRF,I and
DRF,Q. The EX-OR function detects the di erence and the mid-point of the
falling edges of the two input PWM signals, and the OR function combines
the I-Q PWM signals.
The frequency response of the signal ( tm) that is sampled with period
TRef/2 can be found by taking the Fourier Transform of Eq. 5.12, which leads
to
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Figure 5.10: Linear model of EX-OR phase detector.
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Em,P(jÊ) =
1
TRef
qŒ
k=≠Œ
TRef
2 ·K ·Xm
A
jÊ ≠ 2ﬁn
TRef
B
Em,M(jÊ) =
1
TRef
qŒ
k=≠Œ
TRef
2 ·K ·Xm
A
jÊ ≠ 2ﬁn
TRef
B
· ej TRef2 Ê
, m = 1, 2
(5.13)
The EX-OR phase detector encodes the duty cycle and phase infor-
mation into a pulse, which can be separately modeled by linear addition and
subtraction with corresponding constant gains.
We employ an impulse approximation to analyze the logic functionality
of RF-PWM generator. To further analyze the analog RF output noise, we
need to convert signals from the discrete-time domain to the analog domain.
By applying a zero-order-hold reconstruction filter with a sampling time of
TREF/2 , we can transfer signal analysis from discrete-time to analog. The
duty cycle and the phase o set of RF-PWM can be formulated in the analog
domain as
Di,P (jÊ) =
K1
2 · {XIN,i,1(jÊ)≠XIN,i,2(jÊ)}
Di,N(jÊ) =
K1
2 · {XIN,i,1(jÊ)≠XIN,i,2(jÊ)}
DRF,i(jÊ) = Di,P (jÊ) +Di,N(jÊ)
= K1 · {XIN,i,1(jÊ)≠XIN,i,2(jÊ)}
, i = I, Q (5.14)
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5.3.3 Noise Analysis of the RF-PWM Generator
Based on the Cartesian RF-PWM output at the carrier frequency (Eq.
5.1~5.2), the RF carrier harmonic for the RF-PWM with noise can be derived
as
Vout(t) +N(t) =
4VDD
ﬁ
sin (ﬁ {DI,RF (t) +DN,I}) cos(2ﬁfct)
≠4VDD
ﬁ
sin (ﬁ {DQ,RF (t) +DN,Q}) sin(2ﬁfct)
(5.15)
We can perform a Taylor series expansion for given nominal I and Q
duty cycles DRF,I and DRF,Q, which can be formulated as
Vout(t) +N(t) t
4VDD
ﬁ
sin (ﬁDI,RF (t)) cos(2ﬁfct)
≠4VDD
ﬁ
sin (ﬁDQ,RF (t)) sin(2ﬁfct)
+4VDD
ﬁ
cos (ﬁDI,RF (t)) · ﬁ ·DN,I · cos(2ﬁfct)
≠4VDD
ﬁ
cos (ﬁDQ,RF (t)) · ﬁ ·DN,Q · sin(2ﬁfct)
(5.16)
The total spectral noise power (SN(t)(jÊ)) can be derived employing
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the method introduced in 4.3.5, and can be shown to be proportional to the
RF-PWM phase error spectral noise power (SN„E (jÊ)) as shown below.
SN(t)(jÊ) =
1
2
34VDD
ﬁ
42
· 4SN„E (jÊ) (5.17)
where we assume that individual phase error noise power injected from
all EX-OR phase detectors is identical. The noise of RF-PWM is thus a
total sum of RF-PWM phase noise contributions. Consequently, as in the
polar design, the in-band and out-of-band noise are strongly dependent on the
analog filter and VCO noise, respectively.
5.4 Power Amplifier Stage
The architecture of the proposed PA stages is shown in Fig. 5.11. It
includes logic gates for combining the I-Q signals, level shifters, PA drivers,
switched capacitor PAs and a bandpass matching network. The combining of
the I-Q signals is possible before the PA stage by using logic gates, and the
PA stages can be shared because the maximum duty cycle of each pulse is less
than 25%. Also, the design allows for three-level PWM signal to be generated
at the output by using a simple combiner such as a balun.
A stacked inverter structure is used in the PA design in order to achieve
a large output power [33]. The design includes a level shifter which interfaces
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Figure 5.11: PA stage with a switched capacitor output
the RF-PWM signal to the cascode output stage. A key challenge in the de-
sign of class-D PAs, especially at high frequencies, arises from shoot-through
currents. These currents appear when both the pull-up and pull-down devices
in the class-D stage are simultaneously on, which can cause a significant degra-
dation in e ciency. In order to address the shoot-through issue, we employ
a separate PA driver for the PMOS and NMOS devices, which converts the
RF-PWM signal into non-overlapping control signals by controlling the rise
and fall times.
In order to mitigate the impact of bond-wire parasitics and common
mode noise four PAs are utilized, which achieves di erential PA outputs with
three levels. However, it is di cult to combine four di erential PA output
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Figure 5.12: Output power vs Power Added E ciency (PAE)
ports with conventional combiners. Therefore, we employ a switched capacitor
technique to simplify the complexity of the PA stage [23]. To achieve the
optimal load impedance and single-ended output signal with three levels, a
matching network with a balun or a broadband transformer with the desired
turns ratio was employed.
5.5 Simulation Results
The proposed RF-PWM transmitter has been designed and simulated
in a 65-nm CMOS technology. The relationship between the input signal and
the duty cycle of PWM signal is observed to be linear (Fig. 5.3). Also, the
simulated e ciency of the design with the level shifter, driver amplifier and
PA is shown in Fig. 5.12. A peak PAE of 48% is observed at 900-MHz and
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(a) Output spectrum
(b) Constellation diagram
Figure 5.13: Output constellation for 16 QAM signal
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33% at 1.95-GHz. With a 2.4 V supply, the power amplifier can provide a
peak power output of approximately 22 dBm for both carrier frequencies with
an unmodulated sine-wave output. The loss of the output matching network
is assumed to be 1.3 dB.
A macromodel-based simulation of the transmitter employing a 16
QAM signal with 5-MHz bandwidth, with a carrier frequency at 900-MHz
is shown in Fig. 5.13.
5.6 Conclusion
A Cartesian three-level RF-PWM transmitter based on a PLL-based
PWM is proposed. A Class-D amplifier has been used as the output stage in
order to enhance e ciency as shown by Fig. 5.12. The proposed architecture
is digitally intensive and can be employed over multiple bands by changing the
reference clock.
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Chapter 6
Conclusion and Future Work
Three di erent PWM architectures, namely, PLL-based PWM, polar
RF-PWM, and Cartesian 3-level RF-PWM, have been discussed for the design
of high-e ciency wireless transmitters.
A polar RF-PWM transmitter has been proposed for use in IoT ap-
plications. A linear model for the proposed system and its noise analysis are
presented. A prototype IC is implemented in a 65-nm CMOS process which
achieved a peak PAE of 46.6% and peak total transmitter e ciency of 38.8%
at a carrier frequency of 2.66 GHz with 22.4 dBm peak output power. When
measured with a 1.4 MHz LTE signal and with 6.4 dB PAR, the average output
power is 16.1 dBm with an average PAE of 17.5%.
The proposed Cartesian RF-PWM transmitter can handle wider signal
bandwidths and uses 3-level RF-PWM. Due to 25% maximum pulse width
for the I and Q components in the RF-PWM signal, the output PA stage can
be shared between these components. The combined paths can provide the
same maximum output power as the polar architecture. The simulation of the
design in a 65-nm CMOS process yields peak PAE of 48% and 33% at 900
MHz and at 1.95 GHz, respectively. The peak output power in simulation is
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observed to be 22 dBm at both carrier frequencies.
The RF-PWM transmitter architecture can achieve high e ciency since
it directly drives a switch-mode PA, which enhances the overall e ciency in
wireless modulation schemes with high PAPR such as OFDM. In addition,
there is no quantization noise in this approach, since RF-PWM is generated
in the analog domain. Since the design is switch-based, it can benefit from
process scaling.
The modulators directly generate the output signal without up-
converters, and the output frequency is determined by the reference clock
in the PLL. The output carrier frequency can be varied over a wide range by
controlling the reference frequency.
The design presented here employed a ring oscillator topology. As dis-
cussed in prior chapters, the out-of-band noise of the architectures is strongly
dependent of the distant noise of the VCOs. Thus to enhance noise perfor-
mance, the use of low-noise L-C based VCO topologies can be investigated.
The dynamic range of the RF-PWM transmitter is determined by the
minimum pulse width that can be transmitted by the Class-D PA. Future work
can explore the use of discrete amplitude control (chapter 4) for pulse widths
that are narrower than a minimum limit for both the polar and the Cartesian
designs.
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